Reduced Instruction Set Computers RISC - PowerPoint PPT Presentation

1 / 12
About This Presentation
Title:

Reduced Instruction Set Computers RISC

Description:

Must have a complex control unit to decode and execute these instructions ... Although RISC chips might surpass Intel's efforts in specific areas, the ... – PowerPoint PPT presentation

Number of Views:45
Avg rating:3.0/5.0
Slides: 13
Provided by: jian9
Category:

less

Transcript and Presenter's Notes

Title: Reduced Instruction Set Computers RISC


1
Reduced Instruction Set Computers (RISC)
  • Complex Instruction Set Computers (CISC)
  • Large number of complicated, time-consuming
    instructions
  • Large number of addressing modes
  • Different instruction formats
  • Must have a complex control unit to decode and
    execute these instructions ? CU usually occupies
    more than half of the chip area
  • Reduced Instruction Set Computers (RISC)
  • Initiated at IBM in 1975 and UC, Berkeley in 1980
  • A small instruction set
  • Executing a sequence of RISC instructions could
    be faster than executing a complex CISC
    instruction

2
CISC Examples
  • DEC VAX-11/780
  • 304 instructions
  • 16 addressing modes
  • 16 32-bit registers
  • different data types
  • instruction length varies from 2 bytes to 14
    bytes
  • up to 6 operands
  • Motorola MC68020
  • 16 general-purpose registers
  • 7 data types
  • 18 addressing modes
  • instruction length varies from 2 bytes to 22
    bytes
  • CU takes over 60 of the chip area

3
RISC Features
  • Small number of instructions (less than 100)
  • Berkeley RISC I 31
  • Stanford MIPS about 60
  • IBM 801 about 100
  • Small number of addressing modes (one or two)
  • Small number of instruction formats (one or two)
  • Single-cycle execution of all instructions
  • Memory access performed by load/store
    instructions only
  • Large number of registers (more than 32)
  • Berkeley RISC II 138
  • Memory access operations are minimized since most
    operations can be done register-to-register
  • Hardwired control unit
  • Supports high-level language (HLL) operations
    inherently?

4
CISC vs. RISC Multiplying Two Numbers in Memory
  • CISC ? MULT 23, 52
  • MULT is a "complex instruction."
  • operates directly on the computer's memory? does
    not require the programmer to explicitly call any
    loading or storing functions.
  • closely resembles a command in a higher level
    language. ? let "a" represent the value of 23?
    let "b" represent the value of 52, ? this
    command is identical to the C statement "a
    a b."

5
CISC vs. RISC Multiplying Two Numbers in Memory
  • CISC Advantages
  • Compiler has to do very little work to translate
    a high-level language statement into assembly.
  • Because the length of the code is relatively
    short, very little RAM is required to store
    instructions.
  • The emphasis is put on building complex
    instructions directly into the hardware.

6
CISC vs. RISC Multiplying Two Numbers in Memory
  • RISC ? LOAD A, 23 ? LOAD B, 52 ? PROD A,
    B ? STORE 23, A
  • only uses simple instructions that can be
    executed within one clock cycle.
  • "MULT" command described above could be divided
    into three separate commands
  • "LOAD," which moves data from the memory bank to
    a register,
  • "PROD," which finds the product of two operands
    located within the registers,
  • "STORE," which moves data from a register to the
    memory banks.

7
CISC vs. RISC Multiplying Two Numbers in Memory
  • RISC ? LOAD A, 23 ? LOAD B, 52 ? PROD A,
    B ? STORE 23, A
  • RISC ? seems like a much less efficient way of
    completing the operation.
  • There are more lines of code,
  • More RAM is needed to store the assembly level
    instructions.
  • The compiler must also perform more work to
    convert a high-level language statement into code
    of this form.

8
CISC vs. RISC Multiplying Two Numbers in Memory
  • RISC ? very important advantages.
  • Each instruction requires only one clock cycle to
    execute, the entire program will execute in
    approximately the same amount of time as the
    multi-cycle "MULT" command.
  • These RISC "reduced instructions" require less
    transistors of hardware space than the complex
    instructions, leaving more room for general
    purpose registers.
  • Because all of the instructions execute in a
    uniform amount of time (i.e. one clock),
    pipelining is possible.

9
CISC vs. RISC Multiplying Two Numbers in Memory
10
CISC vs. RISC The Performance Equation
  • Equation commonly used for expressing a
    computer's performance ability
  • The CISC approach attempts to minimize the number
    of instructions per program, sacrificing the
    number of cycles per instruction.
  • RISC does the opposite, reducing the cycles per
    instruction at the cost of the number of
    instructions per program.

11
RISC Roadblocks
  • RISC chips took over a decade to gain a foothold
    in the commercial world largely due to a lack of
    software support.
  • Apple's Power Macintosh line featured RISC-based
    chips
  • Windows NT was RISC compatible
  • Windows 3.1 and Windows 95 were designed with
    CISC
  • Many companies were unwilling to take a chance
    with the emerging RISC technology.
  • Processor developers were unable to manufacture
    RISC chips in large enough volumes to make their
    price competitive.

12
RISC Roadblocks
  • Another major setback was the presence of Intel.
  • Intel x86 is arguable the only chip which retains
    CISC architecture.
  • Although their CISC chips were becoming
    increasingly unwieldy and difficult to develop,
    Intel had the resources to plow through
    development and produce powerful processors.
  • Although RISC chips might surpass Intel's efforts
    in specific areas, the differences were not great
    enough to persuade buyers to change technologies.
Write a Comment
User Comments (0)
About PowerShow.com