Title: Self_Biasing PLL Design
1Self_Biasing PLL Design
2VCO design
3Simulation result
4VCO Design(2)-4 stages delay cell
5Simulation result_1
6Simulation result_2
7OPamp Design
8Simulation result_1
9Simulation result_2
10Simulation result of biasing generator and
4_stages VCO
Output swing voltage1.1v Idc3.6mA for every
delay cell. F2.6Ghz
11Simulation result of biasing generator and
8_stages VCO
Output swing voltage1.1v Idc3.6mA for every
delay cell. F1.3Ghz
12Simulation result of biasing generator and
12_stages VCO
Output swing voltage1.1v Idc3.6mA for every
delay cell. F0.866Ghz
13Simulation result of biasing generator and
4_stages VCO
Output swing voltage0.7v Idc0.9mA for every
delay cell. F1.345Ghz
14Simulation result of biasing generator and
8_stages VCO
Output swing voltage0.7v Idc0.9mA for every
delay cell. F0.660Ghz Now we can update this
frequency to 1.3GHz in the new version
15Conclusion
- 1)VCO using 4_stages has some distortions but
has a higher speed (up to 2.6GHz) - 2)VCO using 8_stages has no distortion but has a
lower speed (up to 1.3GHz) - 3)VCO speed is limited by the charge or
discharge capacitance time.
16VCO delay cell
Parasitic capacitance
178_Stages VCO Schematic
188_Stages VCO Layout
198_Stages VCO Post Layout Simulation
20Opamp_Design
21Simulation Result
3dB bandwidth 1.67Ghz
Phase Margin 54deg
22VCO Design-delay cell design
238_Stages VCO Design
24VCO output frequency1.30GHz
25VCO Simulation Result
26Biasing Generator and VCO
27Simulation Setup for the VCO
28Simulation Result
Output frequency1.24GHz
29VCO GAIN
30Charge Pump Design
31Charge Pump Design Xor gate
32Xor Simulation Result
33S2D Module Design
34S2D Simulation Result_100MHz Input signal
S2D Module Simulation Result
INPUT SIGNAL
35S2D Simulation Result_200MHz Input signal
INPUT SIGNAL
36XOR2 Design_Version2
37XOR2 Simulation Result
38S2D Modulator
XOR2
39Simulation Result For the S2D
40Charge Pump Design_1
Ibiasing3.619mA
41Charge Pump Simulation Result_1
When IDN pulse width is 5ns /10ns and IUP pulse
width is 1ns/10ns
42Charge Pump Simulation Result_2
When IDN pulse width is 3ns /10ns and IUP pulse
width is 1ns/10ns
43Charge Pump Simulation Result_3
When IDN pulse width is 1ns /10ns and IUP pulse
width is 3ns/10ns
44Charge Pump Simulation Result_4
When IDN pulse width is 1ns /10ns and IUP pulse
width is 5ns/10ns
45Charge Pump Simulation Result_5
When IDN pulse width is 1ns /10ns and IUP pulse
width is 1ns/10ns
46Charge Pump Simulation Result_6
When IDN pulse width is 3ns /10ns and IUP pulse
width is 3ns/10ns
47PFD Design
48PFD Schematic
49PFD Simulation Setup
50PFD Simulation Result
When the data input frequency200MHz,and dclock
frequency190MHz
51PFD Simulation Result
When the data input frequency190MHz,and dclock
frequency200MHz
52PFD Simulation Result
When the data input frequency200MHz,and dclock
frequency200MHz
53Diff2Single Converter
54D2S Simulation Setup
55Simulation Result_1
When the input signal frequency2GHz
56Simulation Result_2
When the input signal frequency2.5GHz
57Simulation Result_3
When the input signal frequency3GHz
58D2S Schematic
59Simulation Result_1
When the input signal frequency1.5GHz
60Simulation Result_2
When the input signal frequency2GHz
61Simulation Result_3
When the input signal frequency2.5GHz
62Simulation Result_4
When the input signal frequency3GHz
63Divided_By_20 Circuit Design
64Divider_By_20 Schematic
65Schematic of Divided_By_4
66DFF in the Divider
67Simulation Result of Divided_By_4
When input signal frequency1GHz
68Simulation Result of Divided_By_4
When input signal frequency2GHz
69Simulation Result of Divided_By_4
When input signal frequency3.3GHz
70Schematic of Divided_By_5
71Simulation Result of Divided_By_5
When input signal frequency500MHz
72Simulation Result of Divided_By_5
When input signal frequency1GHz
73Simulation Result of Divided_By_5
When input signal frequency2GHz
74The Schematic of Divider_By_20
75The Simulation of Divider_By_20
When input signal frequency1GHz
76The Simulation of Divider_By_20
When input signal frequency1.5GHz
77The Simulation of Divider_By_20
When input signal frequency2GHz
78The Simulation of Divider_By_20
When input signal frequency3.3GHz
79VCOD2S Design
80VCOD2S Schematic
81VCOD2S Schematic Simulation Result
When Vctrl1.2v,ie, the VCO output
frequency1.45GHz
82VCOD2S Schematic Simulation Result
When Vctrl1.3v,ie, the VCO output
frequency1.36GHz
83VCOD2S Schematic Simulation Result
VCO OUTPUT
D2S OUTPUT
When Vctrl1.4v,ie, the VCO output
frequency1.25GHz
84VCOD2S Schematic Simulation Result
When Vctrl1.5v,ie, the VCO output
frequency1.15GHz
85VCOD2S Schematic Simulation Result
When Vctrl1.6v,ie, the VCO output
frequency1.01GHz
86VCOD2SDivider Schematic
87VCOD2SDivider Simulation Result
When Vctrl1.2v,ie, the VCO output
frequency1.40GHz
88VCOD2SDivider Simulation Result
When Vctrl1.3v,ie, the VCO output
frequency1.31GHz
89VCOD2SDivider Simulation Result
When Vctrl1.4v,ie, the VCO output
frequency1.22GHz
90VCOD2SDivider Simulation Result
When Vctrl1.5v,ie, the VCO output
frequency1.11GHz
91VCOD2SDivider Simulation Result
When Vctrl1.6v,ie, the VCO output
frequency0.989GHz
92PFDS2D Schematic
93PFDS2D Schematic Simulation Results
When Data signal leads the Clk signal, the UP
signal goes to high PW of data signal10ns,
and PW of CLK12.5ns, PW Pulse Width
94PFDS2D Schematic Simulation Results
When Data signal frequency is equal to the Clk
signal, the UP and DOWN signal goes to high _at_
same time. PW of data signal12.5ns, and PW of
CLK12.5ns
95PFDS2D Schematic Simulation Results
When Data signal frequency lags to the Clk
signal, the DOWN signal goes to high PW of
data signal12.5ns, and PW of CLK10ns
96PFDS2D Schematic Simulation Results
When Data signal leads the Clk signal, the UP
signal goes to high PW of data signal4.8ns,
and PW of CLK5ns, PW Pulse Width
97PFDS2D Schematic Simulation Results
When Data signal frequency is equal to the Clk
signal, the UP and DOWN signal goes to high _at_
same time. PW of data signal5ns, and PW of
CLK5ns
98PFDS2D Schematic Simulation Results
When Data signal frequency lags to the Clk
signal, the DOWN signal goes to high PW of data
signal5ns, and PW of CLK4.8ns
99Symmetric Resistor
Requvalent170ohm
100Loop Filter Design
101Start Up Circuit
102Start Up Circuit Simulation Result
1031.25GHz Self_Biasing PLL Schematic
104Self_Biasing PLL Simulation Result
105Self_Biasing PLL Simulation Result (Zoom In)
VCO DIFF OUTPUT
VCO Single End OUTPUT
DCLOCK
Vref Signal
Vcontrol Voltage
Lock time2.3us
1061.25GHz Self_Biasing PLL Schematic(modified_1)
107Self_Biasing PLL Simulation Result
108Self_Biasing PLL Simulation Result (Zoom In)
1091.25GHz Self_Biasing PLL Schematic(modified_2)
110Self_Biasing PLL Simulation Result
111Self_Biasing PLL Simulation Result (Zoom In)
1121.25GHz Self_Biasing PLL Schematic(modified_3)
113Self_Biasing PLL Simulation Result
114Self_Biasing PLL Simulation Result (Zoom In)
1151.25GHz Self_Biasing PLL Schematic(modified_8)
116Self_Biasing PLL Simulation Result
117Self_Biasing PLL Simulation Result (Zoom In_1)
118BiasingVCOD2S
119Simulation Results
120Startup_circuit