Xilinx%20CPLDs%20Lab%202b

1
Xilinx CPLDsLab 2b

• Module M2.4

2
PLDT-1 Trainer
Xilinx XC95108 CPLD
3
XC9500 CPLDs

• 5 volt in-system programmable (ISP) CPLDs
• 5 ns pin-to-pin
• 36 to 288 macrocells (6400 gates)
• Industrys best pin-locking architecture
• 10,000 program/erase cycles
• Complete IEEE 1149.1 JTAG capability

4
XC9500 Function Block
Each function block is like a 36V18 !
5
XC9500 Product Family
9536
9572
95108
95144
95216
95288
Macrocells
36
72
108
144
216
288
Usable Gates
800
1600
2400
3200
4800
6400
tPD (ns)
5
7.5
7.5
7.5
10
10
Registers
36
72
108
144
216
288
Max I/O
34
72
108
133
166
192
VQ44 PC44
PC44 PC84 TQ100 PQ100
PC84 TQ100 PQ100 PQ160
PQ100 PQ160
Packages
HQ208 BG352
PQ160 HQ208 BG352
6
Xilinx Project Navigator
7
(No Transcript)
8
(No Transcript)
9
(No Transcript)
10
(No Transcript)