Where is CERN? - PowerPoint PPT Presentation

About This Presentation
Title:

Where is CERN?

Description:

Where is CERN? Jura Mountains Lake Geneva Geneve The Alps – PowerPoint PPT presentation

Number of Views:110
Avg rating:3.0/5.0
Slides: 21
Provided by: ITDI158
Learn more at: https://physics.umd.edu
Category:
Tags: cern | ecal

less

Transcript and Presenter's Notes

Title: Where is CERN?


1
Where is CERN?
Jura Mountains
Lake Geneva
Geneve
The Alps
2
(No Transcript)
3
Angels and Demons?
  • CERNs very own X-33 space plane!

4
LHC
  • 27km proton-proton ring at CERN
  • Reuse the tunnel previously home for the LEP
    collider
  • Dig new collision areas for new experiments
  • ATLAS CMS
  • All high pT physics, hermetic, large, general
    purpose
  • LHCb Alice
  • Smaller in size and physics scope

5
LHC Layout
  • 8 arcs 8 straight sections
  • 4 intersections have experiments
  • CMS, Atlas, Alice, LHCb
  • 4 have instrumentation, beam dump, beam focusing,
    etc

Injection
6
LHC/LEP Tunnel
  • 27km long bored deep underground tunnel
  • Boring is more stable than cut/fill or blasted
    tunnels
  • 3km are actually under the Jura mountains
  • Diameter 4 - 6m
  • Depth 50 - 175m depending on location
  • 1.4 x 106 m3 (100m)3 soil extracted to dig it

7
LHC (cont)
8
LHC Progress
27 km of dipoleswhew!
Installation in progress
9
LHC Stats
  • Ebeam 7 TeV, 2 counter-circulating proton beams
  • Bunched beam structure
  • Crossing every 25ns
  • Number of bunches 3654
  • 1.1x1011 particles/bunch
  • DC beam current .56Amps
  • Stored beam energy 350 MJoules
  • Equivalent to 100 kW-hrs Superconducting NbTi
    magnets _at_ 1.9K
  • Dipole field 8.33T _at_ 7 TeV full beam energy

10
CMS (cont)
11
TriDAS Overview
  • CMS Trigger Emphasis is on bandwidth and
    commercial processors
  • Level 1
  • 3 ms latency inside L1 trigger
  • 100 kHz average L1 accept rate (1/400)
  • 100 Gbyte/sec into Level 2

12
HCAL Electronics Overview
13
HTR Principal Functions
  • Receive HCAL data from front-ends
  • Synchronize optical links
  • Data validation and linearization
  • Form trigger primitives and transmit to Level 1
    at 40 MHz
  • Pipeline data, wait for Level 1 accept
  • Upon receiving L1A
  • Zero suppress, format, transmit raw data to the
    concentrator (no filtering)
  • Transmit all trigger primitives along with raw
    data
  • Handle DAQ synchronization issues (if any)
  • Calibration processing and buffering of
  • Radioactive source calibration data
  • Laser/LED calibration data
  • Support a VME data spy monitoring
  • Data total of approximately 650 TB/sec flowing
    through our boards!!!

14
HCAL Trigger/Readout (HTR) Board
Princeton Fanout Card (1/VME crate)
Fiber Data
Serial Optical Data
Deserializers (8)
LC
CLK80
Ref Clk
20
Recovered Clk
TTCrx
TTC
Crystal
RX_BC0
RX_CLK40
PLL
TTC 40 Clk
x2
SLB
  • All I/O on front panel
  • Fiber digital data
  • Copper output to L1 and DCC
  • FPGA logic
  • Fully programmable

SYS80 Clk
TTC Broadcast
SLB
SLB
SYS40 Clk
TPG Path
SLB
XILINX
SLB
SLB
15
HTR Card Production Version (Rev 4)
Dual-LC O-to-E
VME
Stiffeners
TTC mezzanine
Deserializers
6 SLBs
Xilinx XC2V3000-4
16
Firmware
  • DAQ format evolving
  • Maryland/Boston/Princeton collaboration
  • Top-level view
  • See http//cmsdoc.cern.ch/cms/HCAL/document/Counti
    ngHouse/HTR/design/Rev4MainFPGA.pdf

17
LHC Clocking
  • LEP ring is sensitive to
  • Distortions in the large (27 km) circumference
  • Tidal distortions
  • Pressure from Lake Geneva
  • Return currents from DC trains running nearby
  • LHC RF clock keeps 3564 buckets of protons
    circulating
  • CMS must remain synchronous with this clock
  • LEP was concerned about DEfew MeV, LHC will be
    concerned with Df 25 ppm
  • We have learned to handle this

Train to Bellgarde EFFECT
18
Timing Signal Distribution
Trigger Timing Control
TTC Stream (RX_CLK)
F A N O U T
F A N O U T
F A N O U T
Rack-to-Rack CAT 7
ECAL
H T R
D C C
H T R
H T R
H T R
F A N O U T
H T R
D C C
H T R
H T R
H T R
F A N O U T
Timing is critical in a synchronous pipeline
experiment!
HCAL VME Crates
19
Fanout board 2 operating modes Global or Crate
TTCrx
TTC Broadcast
TTC fiber
40MHz
QPLL can run stand-alone
G
Clk80
G
C
QPLL
18 Outputs
G
C
RX_CLK 40MHz
INT_BC0
G
FPGA
RX_BC0
C
EXT_BC0
Delay
RX_CLK 40MHz
Input from GLOBAL Fanout
RX_BC0
EXT 80MHz
20
Overall TriDAS Project Cost
  • Contingency
  • Effort 50
  • MS 75
  • Based on the uncertainty in the requirements,
    which will certainly change over time.

Item Item Cost
Effort Engineering 802,669
Technician 138,684
Total 941,353
MS RD 218,100
Production 1,929,374
Total 2,147,474
Misc 45,000
Grand Total 3,133,827
Write a Comment
User Comments (0)
About PowerShow.com