Sequential Circuits - PowerPoint PPT Presentation

1 / 52
About This Presentation
Title:

Sequential Circuits

Description:

Verilog. Feedback paths (outputs from storage elements) Buffer, a storage element with ... Fig. 4-34 Verilog Process of a Sequence Recognizer ... – PowerPoint PPT presentation

Number of Views:48
Avg rating:3.0/5.0
Slides: 53
Provided by: csd52
Category:

less

Transcript and Presenter's Notes

Title: Sequential Circuits


1
Sequential Circuits
  • CS341 Digital Logic and Computer Organization
  • F2003

2
Topics
  • Definition of sequential circuit
  • asynchronous responds to inputs at discrete time
    intervals.
  • synchronous responds to inputs at the moment the
    inputs change.
  • Storage elements
  • Latches
  • flip-flops
  • Sequential circuit analysis
  • Sequential circuit design
  • HDL (hardware description language)
  • VHDL
  • Verilog

3
Feedback paths (outputs from storage elements)
4
Buffer, a storage element with propagation delay
tpd
5
(No Transcript)
6
(No Transcript)
7
(No Transcript)
8
(No Transcript)
9
(No Transcript)
10
(No Transcript)
11
(No Transcript)
12
(No Transcript)
13
(No Transcript)
14
(No Transcript)
15
(No Transcript)
16
(No Transcript)
17
(No Transcript)
18
(No Transcript)
19
(No Transcript)
20
(No Transcript)
21
(No Transcript)
22
(No Transcript)
23
(No Transcript)
24
(No Transcript)
25
(No Transcript)
26
(No Transcript)
27
(No Transcript)
28
(No Transcript)
29
(No Transcript)
30
(No Transcript)
31
(No Transcript)
32
(No Transcript)
33
(No Transcript)
34
(No Transcript)
35
(No Transcript)
36
(No Transcript)
37
(No Transcript)
38
(No Transcript)
39
(No Transcript)
40
(No Transcript)
41
(No Transcript)
42
(No Transcript)
43
(No Transcript)
44
Fig. 4-31 VHDL Process Description of a Sequence
Recognizer
45
Fig. 4-31 VHDL Process Description of a Sequence
Recognizer continued
46
Fig. 4-31 VHDL Process Description of a Sequence
Recognizer continued
47
Fig. 4-31 VHDL Process Description of a Sequence
Recognizer continued
48
(No Transcript)
49
(No Transcript)
50
Fig. 4-34 Verilog Process of a Sequence Recognizer
51
Fig. 4-34 Verilog Process of a Sequence
Recognizer continued
52
(No Transcript)
Write a Comment
User Comments (0)
About PowerShow.com