Registers and Counters - PowerPoint PPT Presentation

1 / 21
About This Presentation
Title:

Registers and Counters

Description:

Flip-Flop. Yn-1. CLC. Xn. Yn. Yn-1. Clock. Memory. element. Flip-Flop. A ... How to remove the ambiguous (?) state in S-R flip-flop. Solution: J-K Flip-flop. S. R ... – PowerPoint PPT presentation

Number of Views:274
Avg rating:3.0/5.0
Slides: 22
Provided by: prabhak1
Category:

less

Transcript and Presenter's Notes

Title: Registers and Counters


1
Registers and Counters PHE-10
Prabhakar Singh School of Sciences Indira
Gandhi National Open Unievsrity Maidan Garhi, New
Delhi-110068
2
Basic Definitions
Registers
It is a sequential logic
circuit containing filp-flops arranged in a
certain predetermined faishon in order to store
and transfer data in digital systems.
Counters
A counter is a sequential
logic circuit consisting of a set of flip-flops
which can go through a sequence of states.
3
Digital Logic Circuits
Combinational Logic Circuit
Sequential Logic Circuits
Memory element
Yn f(Xn)
(one bit memory element)
Yn f(Xn, Yn-1)
4
Flip-Flop
A one bit storage cell
Truth Table Of NAND gate
5
S-R Flip-Flop
Truth-table of S-R flip-flop
6
Clocked S-R Flip-Flop
7
How to remove the ambiguous (?) state in S-R
flip-flop
Solution
J-K Flip-flop
8
Preset and Clear
9
Edge triggered flip-flops
Positive edge triggered
Negative edge triggered
Level triggered
10
D-type Flip-flop
T-type Flip-flop
11
Registers
Shift Registers
BufferRegisters
Store digital data
Store digital data
Allow shifting (operation)of the data
No operation on data
12
Controlled Buffer Register
13
Shift Registers
  • Serial in ParalleI out
  • Serial in Serial out
  • Parallel in Serial out
  • Parallel in Parallel out

Universal Shift Register
14
U N I V E R S A L S H I F T R E G.
15
Counters
Synchronous counters
Clock pulse is applied to each FF simultaneously
The output of one FF drives the input of the
next one
High Speed
Slow speed
16
Modulus (mod) of the counters
Mod 16 counter
17
Output of a FF will changes if the clock goes
from high (1) to low (0) state
18
Decade Counter (Mod 10)
19
For Mod-9 counter?
91001
For Mod-13 counter?
131101
20
Synchronous Counter
  • Clock pulse is applied to all the FFs
  • simultaneously
  • The inputs of the FFs depends on the present
  • state as well as the next state of the output
  • Knowledge of Karnaugh (K) map may be
  • required to determine the values of inputs

21
Summary
  • Registers and counters are the sequential logic
    circuits.
  • Flip-flops are the basic building block of these
    circuits.
  • Buffer registers are used to store the digital
    data,
  • no shifting of data is allowed.
  • Shifting of data can be achieved using shift
    registers.
  • Ripple counters are easy to construct but are
    slow
  • in speed.
  • Synchronous counters are fast as the clock is
    applied
  • simultaneously on each FFs
Write a Comment
User Comments (0)
About PowerShow.com