ATLAS????????????????????????? - PowerPoint PPT Presentation

About This Presentation
Title:

ATLAS?????????????????????????

Description:

Title: ATLAS Author: R. Ichimiya Last modified by: R.I. Created Date: 3/25/2003 9:29:27 AM – PowerPoint PPT presentation

Number of Views:49
Avg rating:3.0/5.0
Slides: 19
Provided by: RIchi8
Category:
Tags: atlas | jtag

less

Transcript and Presenter's Notes

Title: ATLAS?????????????????????????


1
ATLAS?????????????????????????
  • ???????????(D3)
  • ?? ?

LHC Project
CMS
ALICE
ATLAS Detector
LHC-B
ATLAS
????????? ????????????????? --????????? 2005?5?11
?
2
Physics potential at LHC
  • Higgs, SUSY?????????1TeV?????????????????????????
    ?
  • t, b?W/Z??????????(??????)

Event rate at low luminosity (1033/cm2/s)
Higgs discovery sensitivity
5 sigma
100 GeV
1 TeV
3
ATLAS Detector
  • ???????
  • ??????? 14TeV
  • Luminosity 1034/cm2/s (at high lumi.)
  • ?????????
  • 40MHz (25ns)
  • 20 Interactions/bunch(min. bias)

????????????????? ????????????????????? (Level-1
Trigger40MHz ?75kHz)
H ? ??
  • Inner Tracker
  • Calorimeter(EM, Hadron)
  • Muon Spectrometer
  • ???????
  • Thin Gap Chamber(TGC) ????????
  • Resistive Plate Chamber(RPC) ????
  • ?????
  • Monitored Drift Tube(MDT)

ATLAS Detector
Event Display without pile-up (at high lumi.)
Event Display with pile-up (at high lumi.)
4
ATLAS Trigger System
3??? Trigger Selection Trigger???
?????????? (Trigger) (Readout)
ATLAS Trigger System
  • Level-1 Trigger
  • ????????(40MHz)?????Pipeline???
  • ???????(Muon, Calo.)?????????????????75kHz?????
    (max100kHz)
  • Bunch ID ????
  • ??Latency2µs
  • ??????????????Pipeline Memory ????????? Readout
  • Level-2 Trigger
  • Level-1 Trigger ??????RoI???????(RoI Mechanism)
  • Event Filter
  • Computer Farm ?????


75kHz?
5
Thin Gap Chamber(TGC)
Pick-up strip ???? ?????????
???(T7 type)
???
17 41
1365
1245
??mm
  • ????
  • wire potential 3.1kV
  • gas mixture CO2-n-pentane(5545)
  • gas amplification 106
  • ???????
  • time jitter ? 25ns
  • efficiency gt 99
  • rate capability gt 100Hz/cm2
  • long term stability 10 years

1200
????
9 57
2????????
??????????
6
TGC Trigger System
R
??
  • ??????????finding
  • ?????????(pT)??

3???????????(M1, M2, M3)
On-Detector Electronics
????????? (????M3????) ?????????
  • ?? 320,000 channels ???
  • ???????????????????????????????????????On-Detector
    (????) ???????(channel ????????!)
  • ???????????????????????????(100m)????
  • Low-pT ??
  • M2???????(R, f)
  • High-pT??
  • M1???????(R, f)
  • R-f??

7
TGC Electronics
3?????? (1)Trigger Level-1 ???????????? ??
(40MHz??pipeline ??) (2)Readout Level-1
?????????? ???????? (??75kHz) (3)Control ?????????
??????? ?? (slow control)
PS Board


ASD
????? (?????)
??? ???
????(100m)
SL
ROD
HPT
SSW
HSC
PS Board
  • ????ASD(Amp.-Shaper-Discri.), PP(Patch Panel
    ?????????)?????????(????)???

CCI
8
?????????????????
???? ?? ??
????IC(74??????) ?????? ???????? ?????????????????????? ??????????????????????????????? ?????????????????
Complex Programmable Logic Device (CPLD) ????? ?-??????????(VME, CAMAC????????????????????) ????(latency???) ????????? ????????????????? FPGA???????? ????Flash/EPROM(configuration memory)???????????????????
Field Programmable Gate Array(FPGA) ASIC???????????????????????????? CPLD???????????? ????????? ????????????????????????(??Flash/EPROM??) ?????????????CPLD/ASIC???????????
Application Specific IC(ASIC) ??????????? ????????????????????????????? IO?????????????(???????(TTL/LVDS??)) ?????????????????????????????????? ???????????????????????????????? ?????????????
9
TGC????????????????
  • TGC ??????????????????????10??
  • 23.8krad (????????????)
  • 5.6x1011 hadrons/cm2
  • ????????????????
  • (Safety Factor??)

??????
?????
?????????????? ?
  • Single Event Effect (SEE) ?????????? ?
    5.6x1011 hadrons/cm2
  • ??????????????(TGC?????????????????1???)
  • FPGA/CPLD?configuration data(???????SRAM???)??????
    ??????????????
  • Total Ionizing Doze(TID) ????????? ? 23.8krad
  • ?????(???????????????)?
  • ??????????????????(????????)
  • CPLD??????? Flash/EPROM???????????????????????????
    ??????????????????

gtFPGA/CPLD??????!
10
?????????????????

???? ?? ??
????IC(74??????) ?????? ???????? ?????????????????????? ??????????????????????????????? ?????????????????
Complex Programmable Logic Device (CPLD) ????? ?-??????????(VME, CAMAC????????????????????) ????(latency???) ????????? ????????????????? FPGA???????? ????Flash/EPROM(configuration memory)???????????????????
Field Programmable Gate Array(FPGA) ASIC???????????????????????????? CPLD???????????? ????????? ????????????????????????(??Flash/EPROM??) ?????????????CPLD/ASIC???????????
Application Specific IC(ASIC) ??????????? ????????????????????????????? IO?????????????(???????(TTL/LVDS??)) ?????????????????????????????????? ???????????????????????????????? ?????????????
11
Anti-Fuse FPGA
  • Anti-Fuse FPGA(Actel, QuickLogic)
  • ?????? configuration memory ?????Open
    ???Anti-Fuse? Short?????????????(???????????????)?
  • ??????????????FPGA?????????
  • ?????????????????ASIC????SEU?????????????????????
    ?????(Voting Logic, TMR)???????????????

Anti-Fuse
12
???????
PS-Pack
HSC Crate
??????
?????
13
ASIC Development (SLB ASIC)
  • 4???????
  • Input (mask, delay??)
  • JTAG(???????)
  • Trigger(Low-pT?? 40MHz??)
  • Readout(????? 75kHz????)
  • ROHM ? 0.35mm CMOS
  • ?????ASIC (3metal1poly)
  • ????? 9.86mm x 9.86mm
  • I/O ??? 256 (QFP)
  • 800K?????
  • ???????? 200K???
  • ??? 600K??? (56kbit)
  • 160bit???(405)bit???

14
SLB ASIC??????????
  • ?????????????????(?????????????)????
  • ?????gt??????????Flip-Flop????????(Setup/Hold)?????
    ???
  • ??????????
  • ????????
  • ??fanout??????
  • Etc...

15
?????gt?????????
  • ?????????????????????????????
  • ???????????????????????????????

???????D-Flip Flop ?????D-Flip
Flop?????????Master-Slave??????
clock
clock
????
????
data clock
data clock
setup hold
setup hold
16
???????
  • ??Design Compiler (2000.05)?????????
  • ?module ?????????D-Flip Flop ? clock ????clock
    ?????????2??????????????????
  • ????Flip Flop ??????????????????????Clock Tree
    ????????????????????
  • ??
  • ???????30MHz????????????

clock tree??
17
Summary
TGC????????????
  • ????????320,000ch????????????????????????????????
    ?????On-Detector(????) ??????
  • ?????????????????latency?????(lt2ms)???????????????
    ??????
  • On-detector???????????????????????????????????????
    ???FPGA/CPLD??????????????????????????

ASIC Development
ASIC ??????????????????????? Master-Slave
????????????????????ASIC??????????????? ??????????
??????????????????????Anti-Fuse?FPGA??????????
18
CMOS ASIC(Rohm 0.35 um)
  • ?????? (TID, ??????)
  • 50krad??????????????????
  • VCO(PLL????? ??????????????????)??30krad?????????
    ???
  • ???????????????????????????

23krad
23krad
VCO Voltage(V)
0 20 40 60 80
100 Absorbed Dose(krad)
0 20 40 60 80
100 Absorbed Dose(krad)
Write a Comment
User Comments (0)
About PowerShow.com