FED Design and EMU-to-DAQ Test - PowerPoint PPT Presentation

About This Presentation
Title:

FED Design and EMU-to-DAQ Test

Description:

FED Crates (in USC55) FED board dimensions are 9U x 220mm deep ... Custom Backplane for FED Crate. Designed for 9 DDU to 1 DCC or 2 DCCs ... – PowerPoint PPT presentation

Number of Views:15
Avg rating:3.0/5.0
Slides: 8
Provided by: ValuedGate91
Category:
Tags: daq | emu | fed | design | fed | test

less

Transcript and Presenter's Notes

Title: FED Design and EMU-to-DAQ Test


1
FED Design andEMU-to-DAQ Test
J. Gilmore CPT Week DAQ Presentation Feb. 10, 2005
2
FED Crates (in USC55)
optional
  • FED board dimensions are 9U x 220mm deep
  • EMU will have 4 FED crates (2 for each Endcap)
  • 9 DDUs plus 1 or 2 DCCs in a FED crate
  • Each DDU reads out 13 CSCs 200 sector of Endcap

3
DDU Data Inputs
DDU Data Inputs
  • Each DDU reads out a 200 slice of Endcap -
    13 CSCs (or 13 DMBs)
  • CSC sectors are rotated between stations to
    equalize input data rate between DDUs

4
Custom Backplane for FED Crate
Designed for 9 DDU to 1 DCC or 2 DCCs Each DCC
can send data on 1 or 2 SLINKs Can accommodate
various data concentration ratios 9 DDU to 1
SLINK - EMU data on 4 SLINKs 5 or 4 DDU
to 1 SLINK - 8 SLINKs
(baseline plan) 3 or 2 DDU to 1 SLINK -
16 SLINKs (for S-LHC?) 1 DDU to 1
SLINK - 36 SLINKs
(for SS-LHC?)
5
DDU Prototype
  • Functions
  • Merge data from 13 DMBs
  • Perform error checking and status monitoring
  • (CRC, word count, L1 number,
    BXN, overflow, link status)
  • Communicates w/FMM
  • Large Buffer Capacity
  • 2.5 MB buffer
  • Average DDU data volume estimated to be 0.4kB per
    L1A at LHC (_at_1034 lumi)
  • Buffer can hold over
    6000 events
  • TTC signals from DCC
  • Slow control via VME

6
DCC Prototype
  • Data Concentration
  • Merge data from 9 DDUs
  • send merged data to central DAQ via 1 or 2 SLINKs
  • Has two optional GbE spy data path
  • Fast Control
  • Receive TTC fiber signals using TTCrx,
  • Fanout L1A, LHC_clock and other TTC signals to
    DDUs
  • Has optional FMM interface

GB Ethernet output
7
EMU-to-DAQ Test Plans
  • Can CMS DAQ be used for EMU readout?
  • What rate can DAQ handle?
  • SLINK readout limitations (crate location cable
    length)
  • Where does data go?
  • On-line checks? Data storage? Where how much?
  • What rate can EMU provide?
  • Use cosmic triggers, calibration pulses/fake
    data, or both?
  • Before March 17 is good
  • Current EMU FED system prototypes are available
  • Fully compatible with final production system
  • March 21 April 12 is not so good.
  • EMU FED production work requires experts at OSU
  • April 14 or later?
  • Some new EMU FED boards will be available
Write a Comment
User Comments (0)
About PowerShow.com