Title: From Transistors To Computers
1From TransistorsTo Computers
2Gajski and Kuhns Y Chart
3Discovery of the Electron -- 1898
Cathode Tube
J. J. Thomson
Electric Field -- corpuscle
Cavendish Labs
4The Transistor
5The Vacuum Tube
6The FirstPoint-Contact Transistor1947
Bell Labs Museum
7Bell Labs
The FirstJunction Transistor1951
M1752 Outside the Lab
Lab model
8The Field Effect Transistor
9The Transistor
10Texas Instruments First IC -- 1958
Jack Kilby
Robert Noyce Fairchild Intel
11CMOS Circuits
12Implementing Gates
A
Relays
A
A
C
C
C
B
B
pMOS transistor A-B closed when C 0 (normally
closed)
nMOS transistor A-B closed when C 1 (normally
open)
B
Normally open Normally closed
13CMOS Circuits
14Logic Circuits
X
Y
15Logic Circuits
16(No Transcript)
17Logic Circuits - Functions
18Logic Circuits - Multiplexers
194-line 2 x 1 Mux
20n-line 2 x 1 MultiplexerLab 1
21VHDL n-line 2 x 1 Multiplexer
library IEEE use IEEE.std_logic_1164.all entit
y mux2g is generic(widthpositive) port
( a in STD_LOGIC_VECTOR(width-1 downto
0) b in STD_LOGIC_VECTOR(width-1 downto
0) sel in STD_LOGIC y out
STD_LOGIC_VECTOR(width-1 downto 0) ) end
mux2g architecture mux2g_arch of mux2g
is begin mux2_1 process(a, b, sel) begin
if sel '0' then y lt a
else y lt b end if end
process mux2_1 end mux2g_arch
22ALU1- Shifting, Incr, and Decr Lab 2
23Logic Circuits - Binary Adder
24Logic Circuits - Binary Adder
25Logic Circuits - Full Adder
26Binary Adder/Subtractor
27ALU2 Arithmetic and Logic InstructionsLab 3
28ALU3 Comparators Lab 4
29CMOS Circuits
30Latches and Flip-Flops
31Latches and Flip-Flops
32Latches and Flip-Flops
33State Machines
34ALUs, Registers
35An n-bit Register
36A Function Unit (ALU1 ALU3)
37ALU
38Datapath
39Datapath
40A Single-Cycle Processor Lab 5
41Program Counter and Program ControlLab 6
42Processor
43Originally with Transistors
44A Close Up
45(No Transcript)
46W8ZProcessor
47The FC16 Forth Core
48Data Stack Lab 7
49Return StackLab 8
50The WC16 WHYP Core Lab 9
51Multi-cycle Computer
52Pipelined Computer
53CISC Processor
54QuantumComputer