Title: Combinational MOS Logic Circuit
1Combinational MOS Logic Circuit
2Topics
- Static Characteristic
- Dynamic Characteristic
- Stick Diagram
3Two-Input NOR Gate
VGS,load 0 V
4VOL
for case either Driver are ON,
!VGS VOH
for case both Driver are ON,
5CMOS NOR GATE
Analysis similar to CMOS Inverter , VOL 0 V,
VOHVDD
A
!VS4VDD-VSD3
!ID3ID42ID
B
!replace ID of B with A
6CMOS TG
!Vout is varied. !see current direction for
Source terminal indication
7CMOS TG
EXAMPLE
8Complex Logic Circuits
- OR by parallel-connected drivers.
- AND by series-connected drivers.
- Inversion by MOS circuit operation.
9CMOS Logic Circuit
Pull up graph vertex is drawn with area of pull
down graph. Edge cross pull down graphs edge
once.
Vertex represents node
Pull down graph (NMOS)
10Equivalency
PMOS Gate length increase, NMOS Gate width
increase
CMOS NOR Gate
11Discuss Example 7.2
Assuming W/L for PMOS is 15 for NMOS is 10
Answer is W/L for n is 12, while p is 12.5
12Dynamic Characteristics (Delay)
Capacitance? Pls read chapter 6 and chapter 3.
For our case, We just Use Cout i.e. the final
total capacitance.
13Propagation Delay
Chapter Six
Equivalency
14Stick Diagram
- A stick diagram is a graphical view of a layout.
- Does show all components/vias (except possibly
tub ties), relative placement. - Does not show exact placement, transistor sizes,
wire lengths, wire widths, tub boundaries.
15Stick Diagram
- Represents relative positions of transistors
- Stick diagrams help plan layout quickly
- Need not be to scale
- Draw with color pencils or dry-erase markers
Inverter
NAND2
Out
Out
In
A
B
GND
GND
16Common Euler Path
The Euler path is defined as an uninterrupted
path that traverses each edge (branch) of the
graph exactly once
17Comparison
18References
- S-M. Kang and Y. Leblebici ,CMOS Digital
Integrated Circuits Analysis and Design,, 3rd
edition - Jan M. Rabaey, Anantha Chandrakasan, and Borivoje
Nikolic, Digital Integrated Circuits A Design
Perspective, 2nd edition, Prentice Hall, 2002.