HY 120 "??F???? S?????S?" - PowerPoint PPT Presentation

1 / 24
About This Presentation
Title:

HY 120 "??F???? S?????S?"

Description:

Title: HY 120 – PowerPoint PPT presentation

Number of Views:17
Avg rating:3.0/5.0
Slides: 25
Provided by: Aposto6
Category:
Tags:

less

Transcript and Presenter's Notes

Title: HY 120 "??F???? S?????S?"


1
HY 120 "??F???? S?????S?"
  • Programming Logic Devices (PLDs)
  • (S?s?e?e? ?????aµµat???µe??? ???????)

2
H d?µ? µ?a? ROM 2mxn
Sel
0
0/1
0/1
0/1
Sel
1
0/1
0/1
0/1
Sel
a
2
0
0/1
0/1
0/1
decoder
a
1
Address
m
-to-2
a
m
m
1

Sel
2
m
1

0/1
0/1
0/1
Read
d
d
d
Data
0
n
1

n
2

3
??a PLD sa? "?a??? ???t?"
?????e? p??e?
?a?
??s?d??
???d??
p????aµµat???µe???
(?????e? ?etaß??te?)
d?a??pte?
(?????e? S??a?t?se??)
4
Ge???? d?µ? µ?a? p????aµµat???µe??? ???????
?a?ata??? (Programmable Logic Array PLA)
5
??a??aµµa p???? µ?a? PLA
x
x
x
1
2
3
?????aµµat???µe?e?
S??dese??
S?st????a ?R
P
1
P
2
P
3
P
4
S?st????a ??D
f2x1x2x1'x2'x3x1x3
f1x1x2x1x3'x1'x2'x3
f
f
1
2
6
S?????sµe?? s??µat??? d?a??aµµa PLA
f1x1x2x1x3'x1'x2'x3
f2x1x2x1'x2'x3x1x3
7
?a?ade??µa µ?a? PAL (Programmable Array Logic)
?????aµµat???µe?? ?a?ata?? ???????
f1x1x2x3'x1'x2x3
f2x1'x2' x1x2x3
8
??a s?s?e?? p????aµµat?sµ?? PLD
Figure 3.30 A PLD programming unit
9
S?s?e?as?a Plastic-leaded chip carrier (PLCC) µe
ßas?
10
??µ? ????p????? ?????aµµat???µe??? ???????
S?s?e??? (CPLD)
?p?s?st?µa t?p?? PAL
?p?s?st?µa t?p?? PAL
?p?s?st?µa t?p?? PAL
?p?s?st?µa t?p?? PAL
Complex Programmable logic Device - CPLD
11
?µ?µa µ?a? CPLD
?p?s?st?µa t?p?? PAL
12
S?s?e?as?a ?a? p????aµµat?sµ?? CPLD


CPLD se s?s?e?as?a QFP (quad flat pack)

???? ?p?????st?
??p?µe?? ?????µa


JTAG (Joint Test Action Group) p????aµµat?sµ??
13
??µ? µ?a? FPGA (Field Programmable Gate Array)
14
?a?ade??µa ??????? blockLook-up Table (LUT)
x
1
x
x
f
1
2
1
00 01 10 11
0 1
0/1
0
0
1
0
0
1
0
0/1
f
1
1
0
0
0 1
0/1
1
1
1
0/1
(b)
f
x
x
x
x


1
2
x
1
1
2
2
x
1

0 1
1
0
f
1
x
0
1
x
2
x
Look-up Table d?? µetaß??t??
15
??a LUT t???? µetaß??t??
0 1
0 1
0 1
16
??a tµ?µa µ?a? p????aµµat?sµe??? FPGA
f1 x1x2 f2x2'x3 f f1f2
Figure 3.39 A section of a programmed FPGA
17
Custom Chips, Standard Cells, Gate Arrays
f1x1x2x1x3'x1'x2'x3
f2x1x2x1'x2'x3x1x3
??a tµ?µa µe d?? se??e? p???? se ??a standard
cell chip
18
??a pa?ata?? p???? t?p?? "sea-of-gates"
19
???p???s? ??????? s??a?t?s?? se s?st????a p????
t?p?? "sea-of-gates"
f1x2x3'x1x3
20
?????aµµat???µe?? PLA t?po? NOR-NOR(????µe?a
a????sµat??)
f1(x1x2)(x1x2')(x1'x2x3')
f2(x1x2')(x1x3')(x1'x2)
21
??a PLA t?p?? NOR-NOR ??a ???p???s? se µ??f?
"a????sµa ????µe???"
f1x1x2x1x3'x1'x2'x3
f2x1x2x1'x2'x3'
22
PAL t?p?? NOR ???p???s? se "a????sµa ????µe???"
f1x1x2x1x3'x1'x2'x3
f2x1x2x1'x2'x3'x1'x1
S?st????a NOR
23

24
Write a Comment
User Comments (0)
About PowerShow.com