Lab4 Tutorial using HDL Based Design - PowerPoint PPT Presentation

1 / 58
About This Presentation
Title:

Lab4 Tutorial using HDL Based Design

Description:

Verilog Language. 2. Objective. This tutorial will give you exposure to using HDL based design. Using Verilog and Modelsim for simulating the functional design ... – PowerPoint PPT presentation

Number of Views:26
Avg rating:3.0/5.0
Slides: 59
Provided by: ntut4
Category:

less

Transcript and Presenter's Notes

Title: Lab4 Tutorial using HDL Based Design


1
Lab4Tutorial using HDL Based Design
  • Verilog Language

2
Objective
  • This tutorial will give you exposure to using HDL
    based design
  • Using Verilog and Modelsim for simulating the
    functional design
  • This tutorial shows you how to create, using
    Verilog, a simple combinational logic circuit
    design

3
Logic Function
F(xy)(yz)
4
Logic Circuit
5
Implementation Methods
  • Method 1 Using the automatic module generator
  • Method 2 Using the user free input

6
Method 1
  • Using the automatic module generator

7
Create a New Project
8
Enter a Name and Location for the Project
2
1
3
4
9
Select the Device and Design Flow for the Project
1
2
10
Create a New Source
11
Select Verilog Module and Enter File Name
2
1
3
12
Define Verilog Source
13
New Source Information
14
Next Step
15
Next Step
16
Finish
17
Input Logic Function
18
Add Test Bench Source
19
Add Test Bench Waveform
2
1
3
20
Select Source File
1
2
21
New Source Information
22
Initialize Timing
23
Waveform Created by HDL Bencher
24
Save the Waveform
25
View Behavioral Text Fixture
26
Simulate Behavioral Model
27
ModelSim Windows
28
Wave Window
29
Verifying the Logic Function F(x y)(yz)
30
Question and Answer
31
Method 2
  • Using the user free input

32
Design a Logic Circuit
33
Create a New Project
34
Enter a Name and Location for the Project
2
1
3
4
35
Select the Device and Design Flow for the Project
1
2
36
Create a New Source
37
Next Step
38
Finish
39
Create a New File
40
Free Input Verilog Language in the New File
41
Design Using RTL Level
42
Design Using Gate Level
43
Save the Design
44
File Name logic.v
  • Module name and File name must the same.

45
Add Source into the Project
46
Select logic.v
47
Choose Source Type
48
Add New Source for Test Bench Waveform
49
Select Test Bench Waveform
2
1
3
50
Initialize Timing
51
Waveform Created by HDL Bencher
52
Giving Input Values
53
Save the Waveform
54
Select View Behavioral.. and Run
55
See a HDL Test bench
56
Select Generate Expected.. and Run
57
Verifying the Function of F(x y)(yz)
58
Question Answer
Write a Comment
User Comments (0)
About PowerShow.com