Title: Lab4 Tutorial using HDL Based Design
1Lab4Tutorial using HDL Based Design
2Objective
- This tutorial will give you exposure to using HDL
based design - Using Verilog and Modelsim for simulating the
functional design - This tutorial shows you how to create, using
Verilog, a simple combinational logic circuit
design
3Logic Function
F(xy)(yz)
4Logic Circuit
5Implementation Methods
- Method 1 Using the automatic module generator
- Method 2 Using the user free input
6Method 1
- Using the automatic module generator
7Create a New Project
8Enter a Name and Location for the Project
2
1
3
4
9Select the Device and Design Flow for the Project
1
2
10Create a New Source
11Select Verilog Module and Enter File Name
2
1
3
12Define Verilog Source
13New Source Information
14Next Step
15Next Step
16Finish
17Input Logic Function
18Add Test Bench Source
19Add Test Bench Waveform
2
1
3
20Select Source File
1
2
21New Source Information
22Initialize Timing
23Waveform Created by HDL Bencher
24Save the Waveform
25View Behavioral Text Fixture
26Simulate Behavioral Model
27ModelSim Windows
28Wave Window
29Verifying the Logic Function F(x y)(yz)
30Question and Answer
31Method 2
- Using the user free input
32Design a Logic Circuit
33Create a New Project
34Enter a Name and Location for the Project
2
1
3
4
35Select the Device and Design Flow for the Project
1
2
36Create a New Source
37Next Step
38Finish
39Create a New File
40Free Input Verilog Language in the New File
41Design Using RTL Level
42Design Using Gate Level
43Save the Design
44File Name logic.v
- Module name and File name must the same.
45Add Source into the Project
46Select logic.v
47Choose Source Type
48Add New Source for Test Bench Waveform
49Select Test Bench Waveform
2
1
3
50Initialize Timing
51Waveform Created by HDL Bencher
52Giving Input Values
53Save the Waveform
54Select View Behavioral.. and Run
55See a HDL Test bench
56Select Generate Expected.. and Run
57Verifying the Function of F(x y)(yz)
58Question Answer