VHDL Stopwatch with Split - PowerPoint PPT Presentation

About This Presentation
Title:

VHDL Stopwatch with Split

Description:

Build and implement a fully functional stopwatch using VHDL programming ... anode '1111' dig1. dig4. dig3. dig2. clk4. dig3(3:0) dig2(3:0) dig1(3:0) osc_4k ... – PowerPoint PPT presentation

Number of Views:318
Avg rating:3.0/5.0
Slides: 22
Provided by: SECS
Category:
Tags: vhdl | anode | split | stopwatch

less

Transcript and Presenter's Notes

Title: VHDL Stopwatch with Split


1
VHDL Stopwatch with Split
  • A presentation
  • by Scott Conaton
  • and Colin Dolcetti

2
Project Objectives
  • Build and implement a fully functional stopwatch
    using VHDL programming techniques developed in
    class.
  • Demonstrate the use of the stopwatch to the class
    as a whole.

3
Design
  • We developed several new modules to utilize in
    the main program
  • Time_Gen a time value generator, which outputs
    the time elapsed since the input, clkin has been
    set to 1.
  • BTNx toggles the value of its output whenever it
    recieves a clock pulse.

4
Time_gen
  • This module consists of four modified counters,
    tenscnt, onescnt, tenthcnt, and hunscnt.
  • The output of each of these counters is its
    corresponding time digit.
  • The counters each receive the clock pulse and
    delay it the appropriate time

5
(No Transcript)
6
(No Transcript)
7
Main Program
  • The main program takes the time value output by
    time_gen and sends it to the data registers T and
    N.
  • The display register, DI, loads the value in N
    into the display module, which then outputs the
    time value to the 7-segment displays

8
(No Transcript)
9
(No Transcript)
10
(No Transcript)
11
(No Transcript)
12
Main Program Controls
  • When either button is pressed, its value is sent
    through a debounce to reduce it to a short clock
    pulse.
  • The pulse then travels through the BTNx module
    which, if BTN(1) is pressed, toggles the clkin
    signal, and if BTN(2) is pressed, toggles the
    diload signal.

13
(No Transcript)
14
Effect of clkin and diload
  • Clkin and diload are initially set to 0 and 1
    which stops time_gen, and allows the value in N
    to be loaded into DI and displayed.
  • When clkin goes to 1, time_gen begins to count
    and the current value is output to the displays.
  • When diload goes to 0, DI no longer loads any new
    values from N.

15
Effects (Cont.)
  • At this point N still updates from time_gen every
    pulse, but only the last value in DI is
    displayed, until BTN(2) is pressed again,
    resetting diload to 1.
  • This is how we created the split effect.

16
(No Transcript)
17
(No Transcript)
18
(No Transcript)
19
(No Transcript)
20
(No Transcript)
21
Demonstration of Stopwatch
  • We will now demonstrated the final implementation
    of our stopwatch program
  • Please hold your questions until the demo has
    finished.
Write a Comment
User Comments (0)
About PowerShow.com