Company Overview - PowerPoint PPT Presentation

1 / 12
About This Presentation
Title:

Company Overview

Description:

Founded in 1998, with new offices in Los Altos, CA. Privately held company with significant revenue and ... Device mismatch/process uniformity. Noise issues ... – PowerPoint PPT presentation

Number of Views:55
Avg rating:3.0/5.0
Slides: 13
Provided by: stepheng80
Category:

less

Transcript and Presenter's Notes

Title: Company Overview


1
Company Overview
2
About True Circuits, Inc.
  • Leading provider of high-speed analog/mixed-signal
    IP, with a focus on timing circuits
  • Founded in 1998, with new offices in Los Altos,
    CA
  • Privately held company with significant revenue
    and profit growth in recent years
  • Team of expert analog circuit designers who
    perform leading-edge RD
  • Highly leveraged business model with most support
    functions outsourced (marketing/PR/legal,
    taxation, etc.)
  • Sales reps and distributors in other regions
  • Partnerships with other leading IP providers
  • Close associations with leading foundries, IDMs
    and ASIC providers
  • On-site silicon lab with latest Agilent test
    equipment

3
Our Mission
  • To develop and deliver to our valued customers
    premium-quality, low-jitter PLLs, DLLs and other
    high-speed mixed signal hard macros that are
    robust, versatile, innovative and work on first
    silicon.

4
Hidden Complexities of PLLs
  • Design challenges from 90nm and 55nm generation
    technologies
  • Limited supply voltages over thresholds
  • High channel and gate leakage currents
  • Device mismatch/process uniformity
  • Noise issues
  • Noise is commonplace in the mixed-signal
    environment of ASICs and SoCs
  • PLLs produce time-varying offsets (jitter) as a
    result of noise
  • Jitter can have disastrous effects on internal
    chip timing
  • Jitter is one of the most difficult issues to
    address with PLLs
  • Characterization issues
  • Characterizing PLLs can be challenging
  • It is easy to obtain misleading data
  • PLLs need to be characterized in a noisy
    environment

5
TCI Design Strategy
  • Dedicated RD to develop superior analog and
    mixed-signal circuit technology by circuit
    designers who clearly understand the underlying
    complexities of real world IC applications
  • Powerful circuit characterization platform
  • Greatly simplifies and expedites the process of
    designing and characterizing custom circuits
  • Simulation server farm has over 300 processors
    (each running SPICE) for extensive pre-silicon
    verification
  • Automated layout generation technology
  • Allows complete and optimized GDSII to be
    generated automatically from a design database
  • Fully tested hard macros in a variety of process
    technologies that meet customers exact
    requirements
  • No need for customers to fiddle with PLL
    generators
  • Hard macros designed to work on the first silicon

6
PLL Product Line
  • A complete line of innovative PLLs in any CMOS
    processes
  • Clock Generator, Spread Spectrum, High
    Resolution, Low Bandwidth and Deskew PLL designs
  • Span six process generations, from 180nm to 55nm
  • Excellent jitter performance while operating in
    hostile mixed-signal noise environments
  • Extremely versatile and process tolerant, with
    wide output frequency and multiplication ranges
    (1-4096)
  • Fully pin programmable
  • LockNow!TM Technology for very fast locking with
    minimal frequency overshoot
  • Smaller sizes are available for easier
    integration
  • Only use core devices with no extra layer options
    to avoid extra fabrication costs

7
DLL Product Line
  • A multi-purpose analog DLL in any CMOS processes
  • Designed for high-speed DDR style interface
    applications
  • Generates precise delays that can be programmed
    from 0 to 360 degrees of the reference period
  • Spans six process generations, from 180nm to 55nm
  • Delivers optimal jitter performance over wide
    frequency range
  • Extremely process tolerant
  • Fully pin programmable
  • Various size/form factors are available to meet
    specific layout requirements
  • Only uses core devices with no extra layer
    options to avoid extra fabrication costs

8
90nm/65nm/55nm Experience
  • 2003 90nm development with TI and TSMC
  • 2004 90nm production ramp with TSMC
  • 2005 65nm development with TI and TSMC
  • 2005 90nm development with CHRT, NEC and UMC
  • 2006 65nm development with CHRT
  • 2007 55nm development with TSMC and NEC
  • 2007 65nm/55nm production ramp with TSMC
  • 2007 45nm development

9
Current Business Model
  • TCI licenses its hard macros directly to
    customers and receives licensing fees for the
    design and integration services
  • Licensing terms are per use/multi use and do not
    require royalty payments
  • TCI has partnerships with other semiconductor
    companies that provide indirect sales channels
    for its licensed products
  • IDM, ASIC, Foundry and Web portal IP libraries
  • Design services firms (True Partner Program)
  • IP Partners
  • Sales representatives/distributors
  • All TCI products are designed and packaged in a
    way that makes it possible for customers to
    easily choose and integrate a hard macro that
    meets their specific needs

10
TCI Presence in Europe
  • Current presence in Europe is limited
  • However, strong presence in Israel
  • IP licenses in support of wireless chipsets
  • Icera wireless modems for cellular broadband
  • picoChip WMAX chipsets
  • IP library and design services relationships
  • Design Reuse member since 2001
  • ARM Connected Community member since 2003
  • Accent S.p.A. IP partnership under development
  • Current European initiatives
  • IP licensing with large semiconductor company
  • Addition of sales reps and distributors in Europe
  • Expansion of U.S. ad campaigns into European media

11
Why Do Customers Choose TCI?
  • Expertise developing advanced, robust and
    low-jitter analog circuits
  • Powerful circuit characterization platform for
    thorough pre-silicon verification
  • Automated layout generation technology that
    accelerates the development of consistent and
    reliable analog IP
  • Large portfolio of PLL and DLL IP in advanced
    CMOS processes
  • Close technical relationships with leading
    foundries and IDMs in their latest CMOS processes
  • Team of Ph.D.-level circuit designers who offer
    expert pre- and post-sale support
  • Track record of first-time silicon success over
    hundreds of IP implementations
  • Impressive list of marquee customers spanning the
    semiconductor industry

12
Target Markets / Key Customers
  • NEC
  • Sarnoff
  • Silverback Systems
  • Silicon Image
  • Stream Processors
  • Sun Microsystems
  • Texas Instruments
  • Triscend/Xilinx
  • Tundra
  • Xambala
  • Processors/ASICs/FPGAs/SoCs
  • AMI Semiconductor
  • Ageia Technologies
  • Agilent Technologies
  • ARM
  • Avago Technologies
  • California Micro Devices
  • Marvell
  • Mathstar
  • Mindspeed
  • MIPS
  • Design Services (True Partner Program)
  • AlChip
  • eSilicon
  • Faraday Technology
  • Global UniChip
  • Insilica
  • Open-Silicon
  • Graphics/Multimedia
  • AMD/ATI Technologies
  • Microsoft
  • Nintendo
  • Zoran
  • Networking/Communications
  • 2Wire
  • 3 Leaf Networks
  • Aarohi Communications
  • Agere Systems
  • AMCC
  • Asia Pacific Satellite
  • Atheros Communications
  • Bandspeed
  • Cavium Networks
  • Cisco Systems
  • Icera Semiconductor
  • Ikanos Communications
  • Juniper Networks
  • Socle Technology
  • TeraChips
  • Time to Market
Write a Comment
User Comments (0)
About PowerShow.com